Embedded   GSM   Avionics   DSP   Consumer   Automation   Unix   DOS\Windows   Networking
HDLC 1024 cPCI board

The HDLC 1024 cPCI board is a powerful building block for a wide array of Computer Telephony applications. The HDLC 1024 cPCI card provides the hardware support for up to 1024 serial communication channels, working in HDLC mode (e.g. Frame Relay, LAPx, SS7) or in transparent mode (e.g. Trau Frames, Pcu Frames, V110 packets),  with channel data rate from 8 to 8192 kb/s. This card is optionally equipped with 8 digital phones. Each device allows converting the bidirectional 64 kb/s digital streams in the related analog signals and driving a standard headphone. 
Distinguishing features
  • General purpose HDLC (ISO 3309)
  • OSI Layer 2 protocol support (e.g. LAPB, LAPD, Frame Relay, SS7)
  • Transparent mode (unformatted data)
  • Configurable logical channels and per-channel protocol mode selection
  • Standard DS0 (64 kb/s), Sub-channelling (N × 8 kb/s) or Hyper-channel (N × 64 kb/s)
  • Per-channel DMA buffer management using table-like data structures
  • H.110 interface
  • 2048 timeslot switch matrix with 1-2-4 bit subchanneling support
  • Front status leds
  • cPCI bus interface 32/64-bit, 33/66 MHz operation, bus master and slave operation
  • Optional 8 D-phone support
  • Quality assured by ISO9001 certification
HDLC 1024 cPCI card

Serial Channel Controller
The card is equipped with an advanced multi-channel Synchronous Communications Controller (SCC). It formats and de-formats up to 1024 High-level Data Link Control (HDLC) or it works in transparent mode. It operates at Layer 2 of the Open Systems Interconnection (OSI) protocol reference model, and it allows internetworking applications such as Frame Relay, Integrated Services Digital Network (ISDN), D-channel signalling, X.25, Signalling System 7 (SS7), Data
Exchange Interface (DXI), Inter System Link Protocol (ISLP), and LAN/WAN data transport. Under minimal Host supervision, the SCC manages table-driven data structures of channel data buffers in the Host memory by performing Direct Memory Access (DMA) of up to 1024 channels. The device supports sub-channelling so it can handle channel rates from 8 to 2048 kb/s. The SCC, working with 32-bit or 64-bit,  transfers data across the cPCI bus at a rate up to 66 MHz. 

H.110 Controller & Switching Unit
The H.110 controller provides switching between the ECTF H.110 CTBus interfaces and the configured channels in the SCC. Each connection can be 1-bit, 2-bit, 4-bit, or 8-bit wide. Up to 2048 connections are supported. The ECTF CTBus uses the standard CTBus H.110 pins on J4. The message mode function allows assigning a preset value to any output time-slot. Broadcast switching optionally distributes one incoming time-slot to different output time-slots. Conversely it is possible to generate one output time-slot consisting of several input time-slots. The specified input time-slots are logically AND or OR connected. The software has read access to the content of any input time-slot.

Clock Control
Clock synchronization is maintained by digital phase locked loop circuitry, which provides timing and synchronization signals. The board may be configured as Master or Slave with respect to H.110 and handles H.110 clock fallback rules.

D-Phone device
The card can be optionally equipped with 8 digital phones. Each device allows converting the bidirectional 64 kb/s digital streams in the related analog signals and driving a standard telephone headphone. Gain and filtering levels can be adjusted with a set of parameters. 

Compact PCI Interface
The HDLC 1024 card board provides a 33/66 MHz 32/64 bit Compact PCI compliant bus interface (PCI v2.2).
The PCI interface card requires a 3.3v supply, and it provides 3.3V signalling with 5V I/O tolerance on both the PCI and H.110 buses.

EMC & ESD Protection
The Injector/Extractor system provides protection from electrostatic discharge on board insertion. The board U-channel front panel with gasket assures electromagnetic protection.  The protection level meets the requirements of the IEEE 1101.10 Standard.

Mechanical & Electrical Data
The board meets the electrical and mechanical requirements of CompactPCI Specification PICMG 2.0, and the extensions concerning usage of connector J5 for Computer Telephony applications, PICMG 2.5. The main board is a 6U (233.35 mm by 160 mm) board size. The Rear Panel I/O is also 6U size (233.35 mm by 80 mm). The card occupies one slot. The board uses standard 2 mm Type AB CompactPCI connectors.

Software & Drivers
Drivers are available for many operating systems. Prisma Engineering can also provide custom versions of them on the basis of specific needs. 

HDLC 1024 cPCI board brochure 

Info: lsu@prisma-eng.it